Skip to content
Arista Compatible

OSFP-800G-2FR4-A-FL Arista OSFP-800G-2FR4-A-FL Compatible 800GBase-2FR4 OSFP112 1271/1291/1311/1331nm 2km DOM 2xDual-LC SMF Optical Transceiver Module

$1,299.99

Free continental US shipping on orders over $99 Details

Loading...

Need a larger quantity? Request a quote

Questions? Call (888) 874-7574

Quick Specs

Rate Category
800G
Form Factor
OSFP (twin-port, closed finned top)
Interface Type
2x400G-FR4
Standard / Protocol
IEEE 802.3cu 400GBASE-FR4 and 100G Lambda MSA 400G-FR4 ×2; IEEE 802.3ck 800GAUI-8 electrical; CMIS
TX Wavelength
1271/1291/1311/1331nm (CWDM)
RX Wavelength
1271/1291/1311/1331nm (CWDM)
Cable Type
SMF
Reach
2km (SMF) with host FEC
DDM
Supported (CMIS)
Connector Type
Dual Duplex LC (UPC)
Power Consumption
15W max
Operating Temperature
0°C to +70°C

Overview

The OSFP-800G-2FR4-A-FL is an 800Gb/s Octal Small Form Factor Pluggable (OSFP112) optical module designed for 2km optical communication applications. The module converts 8 channels of 100Gb/s (PAM4) electrical input data to 8 optical signals, each of 100Gb/s. The 8 optical signals are composed of 2 groups of 4 CWDM wavelengths (1271nm, 1291nm, 1311nm, 1331nm). Each group of CWDM wavelengths are multiplexed into 2 optical outputs (1 Tx fiber in each of 2 Dual-LC connectors). Reversely, on the receiver side, the module demultiplexes 4 CWDM wavelengths, each of which is carrying 100Gb/s, from both Rx optical fibers in the 2 Dual-LC connectors and subsequently converts these into 8 channels of 100Gb/s (PAM4) electrical output data. The OSFP-800G02FR4-FL interoperates with either 2x 400G-FR4 OSFP/QSFPDD transceivers, or 2x 200G-FR4 QSFP transceivers.

Applications

  • 800G (2×400G) Ethernet over single-mode fiber up to 2 km
  • InfiniBand NDR, HDR and EDR links
  • Spine/leaf and switch-to-switch links within and between data center buildings
  • Telecom networks
  • Splitting one 800G OSFP port into two 400G-FR4 links
  • Backward-compatible links to 200G FR4 and 100G CWDM4 equipment

Features

  • 800Gb/s twin-port OSFP, hot-pluggable
  • Two independent 400G-FR4 links per module (2×400G)
  • Electrical interface: 8 × 106.25Gb/s PAM4, 800GAUI-8 per IEEE 802.3ck
  • Optical interface: 2 × 4 CWDM lanes at 53.125 GBd PAM4, based on IEEE 802.3cu 400GBASE-FR4 and 100G Lambda MSA 400G-FR4
  • CWDM wavelengths: 1271 / 1291 / 1311 / 1331 nm (ITU-T G.694.2)
  • Silicon photonics design with two sets of four-lane CWDM MUX/DEMUX
  • Up to 2 km over single-mode fiber with host-side KP4 FEC
  • Dual duplex LC (UPC) connectors
  • Average launch power −3.2 to +3.5 dBm per lane; stressed receiver sensitivity −2.6 dBm (OMAouter) per lane
  • Supports 2×400G FR4, 2×200G FR4 and 2×100G CWDM4 application modes
  • CMIS management with per-lane DDM (Tx power, Tx bias, Rx power), case temperature and supply voltage monitoring
  • Tx and Rx LOS/LOL and Tx fault indication
  • Host- and line-side loopback and PRBS generator/checker
  • CDB firmware upgrade
  • Closed-top finned housing for air-cooled OSFP ports
  • Single +3.3V supply, 15W max power consumption
  • Operating case temperature: 0°C to +70°C (COM)
  • Class 1 laser product (IEC/EN 60825-1)
  • RoHS compliant
  • 100% compatible with and programmed for the target OEM platform
  • Backed by a FluxLight lifetime warranty

CMIS Application Advertisements

ApSel CodeHost Electrical InterfaceModule Media InterfaceHost and Media Lane CountHost Lane Assignment
ApSel 150 (400GAUI-4-L C2M)1D (400GBASE-FR4)44 (4:4)11 (lanes 1,5)
ApSel 232 (IB NDR53G)1D (400GBASE-FR4)44 (4:4)11 (lanes 1,5)
ApSel 30F (200GAUI-4 C2M)18 (200GBASE-FR4)44 (4:4)11 (lanes 1,5)
ApSel 431 (IB HDR26G)18 (200GBASE-FR4)44 (4:4)11 (lanes 1,5)
ApSel 74F (400GAUI-4-S C2M)1D (400GBASE-FR4)44 (4:4)11 (lanes 1,5)
ApSel 1042 (CAUI-4 C2M with RS FEC)10 (100G CWDM4 MSA)44 (4:4)11 (lanes 1,5)
ApSel 1130 (IB EDR25G)10 (100G CWDM4 MSA)44 (4:4)11 (lanes 1,5)

Table 1. CMIS Application Advertisements

Pin Map and Description

The electrical interface of the OSFP module consists of a 60-contact edge connector, as illustrated in Figure 1 and defined in Clause 8.1 of the OSFP MSA Specification.

Figure 1. MSA Compliant Connector
Figure 1. MSA Compliant Connector
Pin#SymbolDescriptionLogicDirectionPlug Sequence
1GNDGround1
2TX2pTransmitter Data Non-InvertedCML-IInput from Host3
3TX2nTransmitter Data InvertedCML-IInput from Host3
4GNDGround1
5TX4pTransmitter Data Non-InvertedCML-IInput from Host3
6TX4nTransmitter Data InvertedCML-IInput from Host3
7GNDGround1
8TX6pTransmitter Data Non-InvertedCML-IInput from Host3
9TX6nTransmitter Data InvertedCML-IInput from Host3
10GNDGround1
11TX8pTransmitter Data Non-InvertedCML-IInput from Host3
12TX8nTransmitter Data InvertedCML-IInput from Host3
13GNDGround1
14SCL2-wire Serial interface clockLVCMOS-I/OBi-directional3
15VCC+3.3V PowerPower from Host2
16VCC+3.3V PowerPower from Host2
17LPWn/PRSnLow-Power Mode / Module PresentMulti-LevelBi-directional3
18GNDGround1
19RX7nReceiver Data InvertedCML-OOutput to Host3
20RX7pReceiver Data Non-InvertedCML-OOutput to Host3
21GNDGround1
22RX5nReceiver Data InvertedCML-OOutput to Host3
23RX5pReceiver Data Non-InvertedCML-OOutput to Host3
24GNDGround1
25RX3nReceiver Data InvertedCML-OOutput to Host3
26RX3pReceiver Data Non-InvertedCML-OOutput to Host3
27GNDGround1
28RX1nReceiver Data InvertedCML-OOutput to Host3
29RX1pReceiver Data Non-InvertedCML-OOutput to Host3
30GNDGround1
31GNDGround1
32RX2pReceiver Data Non-InvertedCML-OOutput to Host3
33RX2nReceiver Data InvertedCML-OOutput to Host3
34GNDGround1
35RX4pReceiver Data Non-InvertedCML-OOutput to Host3
36RX4nReceiver Data InvertedCML-OOutput to Host3
37GNDGround1
38RX6pReceiver Data Non-InvertedCML-OOutput to Host3
39RX6nReceiver Data InvertedCML-OOutput to Host3
40GNDGround1
41RX8pReceiver Data Non-InvertedCML-OOutput to Host3
42RX8nReceiver Data InvertedCML-OOutput to Host3
43GNDGround1
44INT/RSTnModule Interrupt / Module ResetMulti-LevelBi-directional3
45VCC+3.3V PowerPower from Host2
46VCC+3.3V PowerPower from Host2
47SDA2-wire Serial interface dataLVCMOS-I/OBi-directional3
48GNDGround1
49TX7nTransmitter Data InvertedCML-IInput from Host3
50TX7pTransmitter Data Non-InvertedCML-IInput from Host3
51GNDGround1
52TX5nTransmitter Data InvertedCML-IInput from Host3
53TX5pTransmitter Data Non-InvertedCML-IInput from Host3
54GNDGround1
55TX3nTransmitter Data InvertedCML-IInput from Host3
56TX3pTransmitter Data Non-InvertedCML-IInput from Host3
57GNDGround1
58TX1nTransmitter Data InvertedCML-IInput from Host3
59TX1pTransmitter Data Non-InvertedCML-IInput from Host3
60GNDGround1

Table 2. OSFP Connector Pin List

NameDirectionDescription
SCLBiDir2-wire serial clock signal. Requires pull-up resistor to 3.3V on host
SDABiDir2-wire serial data signal. Requires pull-up resistor to 3.3V on host.
LPWn/PRSnInput/OutputDual Function Signal.
- Low Power mode is an active-low input signal.
- Module Present is controlled by a pull-down resistor on the module which gets converted to an active-low output logic signal
- Voltage zones are shown in Figure 2.
INT/RSTnInput/OutputDual Function Signal.
- Reset is an active-low input signal.
- Interrupt is an active-high output signal
- Voltage zones are shown in Figure 2.

Table 3. OSFP Control Pins

Figure 2. Voltage Zones
Figure 2. Voltage Zones

Optical Port Description

The optical interface port is dual duplex LC. The transmit and receive optical lanes shall occupy the positions depicted in Figure 4 when looking into the MDI receptacle with the connector keyway feature on top.

Figure 4. Optical Media Dependent Interface port assignments
Figure 4. Optical Media Dependent Interface port assignments

Absolute Maximum Ratings

Operation in excess of any individual absolute maximum rating may cause permanent damage to the module.

ParameterSymbolMinMaxUnits
Storage TemperatureTS-4085°C
Power Supply VoltageVCC-0.33.6V
Relative Humidity (non-condensation)RH585%
Damage PowerPmax5.7dBm
ESD, electrical pinsESD-11kV

Electrical Characteristics

The following electrical characteristics are defined over the Recommended Operating Environment unless otherwise specified.

ParameterTest PointMinTypicalMaxUnits
Power Consumption15W
Supply CurrentIcc4.5A
Module Input (each Lane)
Signaling Rate, each LaneTP153.125 ± 100 ppmGBd
DC Common-mode input VoltageTP1-0.352.85V
Single-ended input VoltageTP1a-0.43.3V
AC Common-mode RMS input Voltage
Low-frequency, VCMLF
Full-Band, VCMFB
TP1a
32
80
mV
Module stressed input testIEEE 802.3ck 120G3.4.3
Differential Peak-to-Peak input Voltage toleranceTP1a750mV
Common-mode to Differential-mode Input Return LossTP1IEEE802.3ck Equation 120G-2
Effective input Return LossTP18.5dB
Differential input Termination MismatchTP110%
Module Output (each Lane)
Signaling Rate, each laneTP453.125 ± 100 ppmGBd
Differential Peak-to-Peak
Output Voltage
Short mode
Long mode
TP4600
845
mV
AC Common Mode Output Voltage, RMS
Low-frequency, VCMLF
Full-Band, VCMFB
TP4
32
80
mV
Differential Termination MismatchTP410%
Eye heightTP415mV
Vertical eye closure, VECTP412dB
Common-mode to Differential-mode Output Return LossTP4IEEE802.3ck Equation 120G-1dB
Effective output Return LossTP48.5dB
Output Transition time (20% to 80%)TP48.5ps
DC Common-mode output VoltageTP4-3502850mV

Optical Characteristics

ParameterSymbolMinTypicalMaxUnitsNotes
Wavelength AssignmentL01265.2512711276.75nm
L11285.2512911296.75nm
L21305.2513111316.75nm
L31325.2513311336.75nm
L41265.2512711276.75nm
L51285.2512911296.75nm
L61305.2513111316.75nm
L71325.2513311336.75nm
Transmitter
Data Rate, each Lane53.125 ± 100 ppmGBd
Modulation FormatPAM4
Side-mode Suppression RatioSMSR30dB
Total average launch power9.5dBm
Average Launch Power, each LanePAVG-3.23.5dBm1
Outer Optical Modulation Amplitude (OMAouter), each LanePOMAMax(−0.2, −1.6+TDECQ)3.7dBm2
Difference in launch power between any two lanes (OMAouter)4dB
Transmitter and Dispersion Eye Closure for PAM4 (TDECQ), each LaneTDECQ3.4dB
Transmitter eye closure for PAM4 (TECQ), each LaneTECQ3.4dB
|TDECQ-TECQ|2.5dB
Over/under-shoot22%
Transmitter peak-to-peak power4.5dBm
Extinction RatioER3.5dB
RIN17.1OMARIN-136dB/Hz
Optical Return Loss ToleranceTOL17.1dB
Transmitter ReflectanceRT-26dB
Transmitter Transition Time17ps
Average Launch Power of OFF Transmitter, each LanePoff-16dBm
Receiver
Data Rate, each Lane53.125 ± 100 ppmGBd
Modulation FormatPAM4
Damage Threshold, each LaneTHd4.5dBm3
Average Receive Power, each Lane-7.23.5dBm4
Receive Power (OMAouter), each Lane3.7dBm
Difference in receive power between any two lanes (OMAouter)4.1dB
Receiver Sensitivity (OMAouter), each LaneSENEquation (1)dBm5
Stressed Receiver Sensitivity (OMAouter), each LaneSRS-2.6dBm6
Bit Error Ratio FloorBER_FL3.4×10⁻⁶7
Receiver ReflectanceRR-26dB
LOS AssertLOSA-16-13-10dBm
LOS De-assertLOSD-15-11-7dBm
LOS HysteresisLOSH123dB
Conditions of Stress Receiver Sensitivity Test (Note 8)
Stressed Eye Closure for PAM4 (SECQ), Lane under Test3.4dB
OMAouter of each aggressor lane1.5dBm
  1. Average launch power, each lane (min) is informative and not the principal indicator of signal strength. A transmitter with launch power below this value cannot be compliant; however, a value above this does not ensure compliance.
  2. The values for OMAouter(min) vary with TDECQ. Figure 5 illustrates this along with the values for OMAouter(max).
  3. The receiver shall be able to tolerate, without damage, continuous exposure to a modulated optical input signal having this power level on one lane. The receiver does not have to operate correctly at this input power.
  4. Average receive power, each lane (min) is informative and not the principal indicator of signal strength. A received power below this value cannot be compliant; however, a value above this does not ensure compliance.
  5. Receiver sensitivity (OMAouter) is informative and is defined for a transmitter with a value of TECQ up to 3.4 dB. Receiver sensitivity should meet Equation (1), which is illustrated in Figure 5: RS = max(−4.6, TECQ − 6.0) dBm (1), where RS is the receiver sensitivity and TECQ is the TECQ of the transmitter used to measure the receiver sensitivity.
  6. Measured with conformance test signal at TP3 for the BER equal to 2.4×10⁻⁴.
  7. Measured with a reference transmitter to produce SECQ greater than or equal to 2 dB. The BER at the receiver must stay within the specified limit over an OMA range of (−4.9+TDECQ) dBm to 3.7 dBm.
  8. These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver.
OSFP-800G-2FR4-A-FL Optical Characteristics

Digital Diagnostic Specifications

The following digital diagnostic characteristics are defined over the normal operating conditions unless otherwise specified.

ParameterSymbolMinMaxUnitsNotes
Temperature monitor absolute errorDMI_Temp-33°COver operating temperature range
Supply voltage monitor absolute errorDMI_VCC-0.10.1VOver full operating range
Channel RX power monitor absolute errorDMI_RX_Ch-22dB1
Channel bias current monitor absolute errorDMI_Ibias_Ch-1010%
Channel TX power monitor absolute errorDMI_TX_Ch-22dB1
  1. Due to measurement accuracy of different single mode fibers, there could be an additional ±1 dB fluctuation, or a ±3 dB total accuracy.

Mechanical Drawing

Figure 6. Mechanical Outline
Figure 6. Mechanical Outline

ESD

This transceiver is specified as ESD threshold 1kV for high-speed data pins and 2kV for all other electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

Laser Safety

This is a Class 1 Laser Product according to IEC/EN 60825-1:2014.

This product complies with 21 CFR 1040.10 and 1040.11 except for conformance with IEC 60825-1 Ed. 3., as described in Laser Notice No. 56, dated May 8, 2019.

Caution: Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

The FluxLight OSFP-800G-2FR4-A-FL is compatible with the Arista OSFP-800G-2FR4, which Arista certifies on all its platforms. It works in any Arista switch port that takes the OSFP-800G-2FR4, running EOS 4.29.2 or later.

Licensing

The following is a list of Finisar Corporation patents Fluxlight has licensed. This licensure recognizes and compensates Finisar for their intellectual property. The OSFP-800G-2FR4-FL, like all Fluxlight optical transceivers, is covered by this license agreement. Therefore, Fluxlight customers can rest assured that all products purchased are fully licensed, and our customers are under no potential liability that may ensue from the use of unlicensed optical transceiver products.

U.S. Patent Numbers: 7,184,668 (System and method of protecting eye safety during operation of a fiber optic transceiver), 7,079,775 (Integrated memory mapped controller circuit for fiber optics transceiver), 6,957,021 (Optical transceiver with memory mapped locations), 7,058,310 (System and method for protecting eye safety during operation of a fiber optic transceiver), 6,952,531 (System and method for protecting eye safety during operation of a fiber optic transceiver), 7,162,160 (System and method for protecting eye safety during operation of a fiber optic transceiver), 7,050,720 (Integrated memory mapped controller circuit for fiber optics transceiver)

Original Equipment Manufacturer (OEM) names may be registered trademarks of the respective OEM, and the OEM has neither authorized nor sponsored the use of its trademark or trade name. All OEM names are used for cross reference/comparative purposes only.

Warranty

This part is covered by our Limited Lifetime Warranty, a 10-year serviceable lifetime, and our 30-Day Money-Back Guarantee. Read the full warranty and return terms.

Reviews

No reviews yet. If you have used this part, yours would be the first.

See all customer reviews

Ready to Build Your Network?

Get compatible transceivers and cables shipped fast, with expert support when you need it.

Contact Us